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SUMMARY 
Previous work on this  project was carried out by the Westinghouse 
Molecular Electronics Division. 
the project t o  the Westinghouse Resemch Laboratories. 
the period from October t o  December 1966 during which the background infor- 
mation and prototype models were recieved by the Research Laboratories and 
a course of familiarization with the problems involved was carried out. 
It was decided i n  September 1966 t o  t ransfer  
This report  covers 
A review of the current design indicates t h a t  it may be possible 
to  reduce the s i ze  of the integrating capacitor from 0.05 Mfd t o  0.0005 Mfd 
without degradation of l inear i ty .  This w i l l  great ly  reduce the fabrication 
prablems fo r  the capacitor. 
INTRODUCTION 
The requirement for  the project is i n  integrated c i r cu i t  form, of 
a c i r cu i t  which converts a variable low power level,  dc signal t o  a d i g i t a l  
output such tha t  the d i g i t a l  output 'on' t i m e  portion of the cycle is pro- 
portional t o  the dc input signal. 
?"ne or iginal  decision was t o  adopt a combined digital-analog approach 
and t o  u t i l i z e  tantalum capacitors and also tantalum res i s to r s  fo r  those 
components requiring close r a t i o  control. 
eight par ts  as shown i n  the schematic of Figure 1. 
The system can be divided in to  
Two major areas of work were being undertaken: 
(a) t o  bring the system in to  a sui table  configuration fo r  complete integration 
u t i l i z ing  Westinghouse WS 177 "bs tac i rcu i t s ' t  as an intermediate stage, and 
(b)  t o  develop the necessary associated tantalum capacitors and precision 
res i s tors .  
The systems design had reached the point where the en t i r e  system 
had been breadboarded u t i l i z ing  t e n  instacircui ts  but with some external 
components. 
carried out although some consideration as t o  the required chip s ize  and 
packaging had been given. 
The layout designs for  complete integration have not yet been 
The tantalum component work had reached the stage where a reasonable 
y ie ld  of large capacitors could be achieved u t i l i z ing  aluminum counter elec- 
trodes. S t ab i l i t y  of the counter electrodes had not been investigated. 
The majority of the e f f o r t  i n  the present period was taken up by 
the problems of t ransfer  of background information and familiarization with 
the  operation of the "instacircuit" breadboard. Some re-evaluation of the 
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c i r cu i t  design was also carried out with par t icular  emphasis t o  those areas 
which would ease the fzbricat ion problem such as reductions of capacitor 
s i ze  o r  relaxation of component tolerances. 
DESIGN CONSIDERATIONS 
The first working breadboard model of t he  AVDC Generator was 
studied pa r t ly  f o r  familiarization purposes and pa r t ly  fo r  design review. 
Overconservative design of the timing and comparison vaveform generator seems 
apparent, and l i n e a r i t y  measurements show tha t  the integrat ing capacitor may 
be reduced fo r  t he  0.05 Mfd value of the  or iginal  design t o  0.0005 Mfd with 
no degradation of l i nea r i ty .  
a t  2.5 kc basic operating frequency are t o  be repeated a t  low and high tempera- 
tures. Use of a smaller integrat ing capacitor w i l l  a l l ev ia te  the capacitor 
fabr icat ion problem and w i l l  permit use o f  a simpler intezrator  drive c i r cu i t .  
The study also showed t h a t  since the duty cycle output of the generator is  
independent of slope-symmetry of the timing and comparison waveform, the  
integrat ing operational amplifier need n o t  have the high dc s t a b i l i t y  which 
the  d i f f e r e n t i a l  pin design affords and should be replaceable by a single-ended 
zmplifier having only half as many components. 
in teg-a tor  dr iver  and the  operational amplifier which take advantage of these 
f a c t s  have been designed, breadboard versions of these have been constructed, 
and the  new c i r cu i t s  are now ready fo r  subs t i tu t iona l  t e s t ing ,  
These measurements made a t  room temperature and 
Alternative designs f o r  the  
EVALUATION OF INSTACIRCUIT BREADBOARD 
The overal l  l i n e a r i t y  of the  system was rceasured using the bread- 
board containing standard t rans is tors  and components, The measurement was 
made through the  use of the time delay base of an oscilloscope. The l i n e a r i t y  
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of the delay was first checked with a time mark generator and found t o  be 
accurate t o  '02%. The t e s t  setup described 
above i s  capable of measuring any portion of the duty cycle generator output 
t o  an accuracy of .05$. 
This data is  shown i n  Figure 2, 
Linearity measurements on the overall system were made fo r  two 
different  conditions, namely, the condition f o r  which the integrating 
capacitor of the operational amplifier i s  .O5 pf and the condition fo r  which 
t h i s  capacitor is  changed t o  .OOO5 pf. The resistance associated with the 
integrating t i m e  constant w a s  changed i n  accordance with the capacitor t o  
maintain the same time constant. The input d i f f e ren t i a l  voltage variation 
w a s  provided by the c i rcu i t  arrangement shown i n  Figure 3. 
R1 w a s  adjusted t o  maintain a voltage spread over potentiometer R2 of 100 mv, 
With R 
out the d i f f e ren t i a l  amplifier. 
the  d i f f e ren t i a l  amplifier during the l i nea r i ty  measurement were measured t o  
an accuracy of ,025. 
Potentiometer 
set a t  i ts  midpoint, potentiometer R was then adjusted t o  balance 
2 3 
The voltage readings taken at  the input of 
The resu l t s  of t h i s  l i nea r i ty  measurement are shown i n  Figure 4. 
The upper curve, showing the larger  deviation, corresponds t o  the system 
using the .05 pf capacitor, 
t ion,  corresponds t o  the system using the ,0005 pf capacitor. 
The lower curve, which shows the smaller devia- 
PLANS FOR THE NEXT REPORTING PERIOD 
The evaluation of the dlscrete component breadboard w i l l  be con- 
tinued and the ins tac i rcu i t  breadboard w i l l  a lso be evaluated. 
measurements w i l l  be repeated at 125OC. 
t r ied i n  the operational amplifier i n  an attempt t o  reduce the number of 
Linearity 
A number of new c i r cu i t s  w i l l  be 
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t ransis tors .  
w i l l  be started. 
been established the layout design fo r  these w i l l  also be commenced. 
Preliminary layout design for  s i l i con  integrated components 
Once the required s i z e  fo r  the tantalum components have 
- 5 -  
Y Y 
3- 3hl 
3 0  3 0  
0 2  o z  
2 -  2 .  
> 
L 
cp 
S 
in 
.- 
- 6 -  
Calibration of 545 Tektronix Scope 
Tektronix 180 Time Mark Generator 
Time Mark (psec) 
0 
10 
20 
30 
40 
50 
60 
80 
90 
100 
110 
120 
130 
140 
150 
160 
170 
180 
190 
200 
70 
Delay Multiplier Reading 
000.0 
050 5 
100.8 
150 9 5 
200 5 
250.6 
300.8 
350.6 
400.7 
450.2 
500.2 
550.0 
599 -7 
649 -5 
699 2 
749 -0 
798.9 
848 6 
898.3 
947 09 
997 8 
Figure 2 
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Dwg. 852~854 
Fig. 3-Circuit to vary input voltage 
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APPENDIX A 
Data Log f o r  
Discrete Component Breadboard 
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DISCRETE COMPONENT BREADBOARD 
Resu l t s  of Data Taken wi th  .OOO5 pf' 
Capaci tor  and 100 K Resis tance a t  25I3C 
Read Calc . Meas. DeV I n f .  D i f f .  $(E) 
975 
970 
965 
960 
950 
900 
850 
800 
750 
700 
650 
600 
5 50 
500 
450 
400 
350 
300 
250 
200 
150 
100 
0 
50 
30 
0.00 
4.89 
9.79 
14 . 69 
24.48 
73 46 
122 43 
220.38 
269.35 
367 30 
171 40 
318 33 
416.q 
465 25 
514.22 
563 20 
612.17 
661.14 
710.12 
759. 09 
808.07 
857.04 
954 99 
906.00 
925.60 
0.0 
5 *7 
11.0 
15.4 
19.5 
73 .70 
171.0 
219.6 
122.3 
268.4 
317.4 
414.2 
365 *4 
462.4 
511.1 
559.2 
608.1 
656.6 
705 1 
753.2 
802.0 
851.0 
955 -0 
906.8 
923 8 
0.00 
- .81 
- 1.21 
- .71 
4.98 
0.06 
0,lO 
0.40 
0.78 
0.95 
0.93 
1.90 
2.00 
2.85 
3.12 
4.00 
4,07 
4.54 
5.02 
5.89 
6-07 
6.04 
0.00 
- .80 
+ 1.80 
.Ob715 
.Ob479 
03974 
.03476 
02973 
.02482 
01977 
.01481 
.oogg8 
.00500 
. 00000 
.00505 
.00985 
,01502 
.01g80 
.02g88 
.024gO 
.03492 
03991 
.04976 
.04487 
0.00 
- 0.08 
- 0.12 
- 0.07 
0.50 
0.01 
0.01 
0.04 
0.08 
0.10 
0.09 
0.19 
0.X) 
0.29 
0,31 
0.40 
0.41 
0.45 
0.50 
0.59 
0.61 
0.60 
0.00 
- 0.08 
- 0.18 
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DISCRETE C O M ~ U N D  BREADBOARD 
Results of Data Taken with .05 pf Capacitor and 1 K Resistance at 25OC 
Re ad Calc . Meas . DeV . Inf.  Diff. $(E 1 
975 
950 
900 
850 
800 
750 
700 
650 
600 
550 
500 
450 
350 
300 
250 
200 
150 
100 
50 
25 
5 
0 
400 
00 .oo 
24.58 
73 .70 
122. go 
172.12 
221.30 
270.48 
368.84 
319 . 66 
418.02 
467.20 
516.37 
565 55 
614.75 
663. go 
713 809 
762.Q 
811 45 
909.81 
934.40 
954.07 
959 90 
860.63 
00.0 
24.4 
73-1 
122 . 5 
170 7 
219.2 
268.0 
316.5 
365.3 
413.8 
461.4 
510.0 
558.6 
607.0 
655.8 
704 5 
753.0 
802.2 
851.5 
902.8 
933 5 
954.2 
959 9 
0.00 
0.18 
0.60 
2.50 
2.10 
2.48 
3.16 
3.54 
4.22 
5-20 
6.37 
7.15 
7 075 
8.10 
8.50 
9.Q 
9.25 
9-13 
7.01 
0.90 
+ 0.05 
0.40 
0.00 
,04715 
.04479 
03974 . 03476 
02973 
.02482 
01977 
.01481 
.00998 
.00500 
. 00000 
.005050 
.009850 
.015020 
.019800 
.02988 
.02490 
03492 
03991 
.044Q . 04840 
. 04938 
.o . 02 
.06 
.04 
25 
.21 
25 
32 
35 
42 
52 
.64 
.72 
078 . 81 
85 
93 
93 
91 
*70 
09 
.01 
. 00 
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Linearity Calibrator of Discrete Component Breadboard 
Time Constant: 1.2 Icn and .OO5 pf i n  pa ra l l e l  with 
-003 pF; Time base 20 psec/division 
Input Voltage D i a l  Delay Time D i a l  (0-200 p e c  FS) 
0000 
0000 
0050 
0100 
0150 
0200 
0250 
0300 
0350 
0400 
0450 
0500 
0550 
0600 
0650 
0700 
951.5 
886.8 
812.7 
742.2 
671- 5 
600.7 
529-9 
458.7 
388.1 
318.2 
245 -7 
175.3 
105 .o 
036 . 3 
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Linearity Calibration Of Discrete Component Breadboard 
Input Voltage Dial Dehy Time Dial 
975 .o ,00283 0010.0 
goo. 0 ,01024 083.1 
800.0 02025 180 '7 
750.0 .02516 229.2 
700.0 ,03021 278.0 
650 0 903517 326.5 
600.0 .Ob010 375.3 
950.0 00519 034.4 
850.0 ,01522 132.5 
550.0 04497 423.8 
500.0 ,04998 471.4 
450.0 005503 520.0 
400.0 805993 568.6 
350.0 .06500 617.0 
300.0 ,06988 665.8 
250.0 37488 714.5 
200 * 0 07986 763.0 
150.0 ,08490 812 . 2 
100,o 08989 861.5 
050.0 .09485 912.8 
025 ,o .09838 943 5 
005 ,o 09936 968.2 
000.0 09974 969 9 
775.0 .00282 0010.1 
970 0 00335 0016.6 
965 .o 00384 0022.0 
960.0 .00434 0026.2 
Additional Points 
955 .o .004n 0030.7 
945 10 .00582 0040.2 
Voltage bkas. with Beckman No. 4910 DVM -002% FS Lin., Res. .OO5$ IS, 
Stabi l .  lOl$ FS/Year. 
Pot. voltage is .09996 V with Pot. set  midscale. 
Calibration of Discrete Component Breadboard 
Time Constant: .OW5 pF w i t h  100 Ks2 
Delay T i m e  Dial Input Voltage D i a l  
975 .o 0010 . 1 
970.0 0015 e 7  
965 .o 0021 . 0 
950.0 0029.5 
90.0 0083.7 
0181 . 0 800.0 
750.0 0229 . 6 
700.0 088.4 
650.0 0327 . 4 
600 . 0 0375 . 4 
550 0 0424 . 2 
500.0 0472 . 4 
960.0 0025.4 
850 . 0 00l32.3 
450.0 0521.1 
400.0 0569.2 
350.0 0618 . 1 
300 . 0 0666.6 
0715.1 250 . 0 
200.0 0763 . 2 
150.0 0812 . 0 
100 . 0 0861.0 
000 . 0 0965.0 
0010 L 0 0960 . 0 
0015 . o 0956.0 
Additional Points 
0020 . 0 0949 . 4 
0025.0 0941 . 2 
0030.0 0933 . 8 
0035 -0 0928.3 
0040.0 0923.4 
0045.0 0916 . 8 
